



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/750,560	12/31/2003	David W. Boggs	111079-135918	5692
31817	7590	08/11/2006	EXAMINER	
SCHWABE, WILLIAMSON & WYATT PACWEST CENTER, SUITE 1900 1211 S.W. FIFTH AVE. PORTLAND, OR 97204			PATEL, ISHWARBHAI B	
		ART UNIT	PAPER NUMBER	
			2841	

DATE MAILED: 08/11/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/750,560	BOGGS ET AL.	
	Examiner	Art Unit	
	Ishwar (I. B.) Patel	2841	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on June 13, 2006 (RCE).
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-23 is/are pending in the application.
 4a) Of the above claim(s) 9-18 is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1-5,7,8 and 19-23 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on 31 December 2003 is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____.
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____.	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____.

DETAILED ACTION

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on June 13, 2006 has been entered.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-8 rejected under 35 U.S.C. 103(a) as being unpatentable over Shin (US Patent No. 6,405,431) in view of Ho (US Patent No. 6,717,264).

Regarding claim 1, Shin, in figure 6c, discloses an electronic substrate comprising: a substrate (substrate as shown in figure 6c) having two or more electrically conductive inner layer (layer with circuit patterns 62a' and 62a); and one cavity (69a, shown in more detail in figure 6b) interconnect cavity extending into, but not through, the substrate (see figure 6b, 6c), exposing two of the electrically conductive inner layers (exposing layer with circuit patterns 62a' and 62a); a conductive liner (plating material in

the cavity, see figure 6c) disposed within, but not extending out of, one of the interconnect cavities (see figure 6b,6c).

Shin does not disclose a reflowable interconnect material disposed in part outside the one interconnect cavity and in part inside the one interconnect cavity, the interconnect material configured to directly interconnect each of a surface mount technology component and two or more of the electrically conductive inner layers. However, Shin in the background states that the substrate structure is for mounting the components, column 1, line 1-30. Further, it is old and known in the art to use the substrate for mounting the component, wherein the substrate facilitates the interconnection of the devices. Also, component mounted on a substrate can be seen by opening of any electronic device such as computer etc. Furthermore, use of reflowable interconnect material for connecting the substrate to the board is old and known in the art. Ho, in figure 4F, discloses a structure with component (300) mounted on a substrate for the desired functioning of the device. Ho further recites the substrate having a cavity (110, figure 2) with conductive liner (260) and reflowable interconnect material (320). The reflowable interconnect material is part outside the one interconnect cavity and in part inside the one interconnect cavity.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of applicant's invention to mount a component on the substrate of Shin, with a reflowable interconnect material disposed in part outside the one interconnect cavity and in part inside the one interconnect cavity, the interconnect material configured to directly interconnect each of a surface mount technology component and two of the

electrically conductive inner layers, as taught by Ho, in order to facilitate interconnection between the component for the functionality of the devices, as is old and known in the art.

Regarding claim 2, the modified board of Shin further discloses one electrically conductive surface layer (layer with circuit pattern 64), wherein the interconnect cavity extends from the electrically conductive surface layer (layer with circuit pattern 64), to the electrically conductive inner layer (layer with circuit patterns 62a).

Regarding claim 3, the modified board of Shin further discloses the interconnect cavity comprises a base (base of the cavity 69a on 62a) adjacent to the electrically conductive inner layer (layer with circuit pattern 62a), the base comprising a layer of electrically conductive material (base of the cavity 69a, formed by the plating layer, see figure 6c).

Regarding claim 4, the modified board of Shin further discloses the interconnect cavity comprises a base (base of the cavity 69a) adjacent to the electrically conductive inner layer (62a), wherein the interconnect cavity defines a wall (wall of cavity 69a) interconnected with the base adjacent electrically conductive inner layer (62a).

Regarding claim 5, the modified board of Shin further discloses the interconnect cavity comprises a base (base of the cavity 69a) adjacent to and electrically

interconnected with the conductive inner layer (62a), the interconnect cavity extending from a surface layer (64)

defines a wall (wall of cavity 69a) interconnected with the base adjacent electrically conductive inner layer (62a) and the surface layer (64).

Regarding claim 7, the modified board of Shin further discloses the interconnect cavities are positioned to correspond land pads of a surface mount technology electrical component (as the circuit board is for mounting components, column 2, line 13-16).

Regarding claim 8, the modified board of Shin further discloses at least one of the interconnect cavities comprises a base (base of the cavity 69a) adjacent to the electrically conductive inner layer (62a) and an opening at a surface of the substrate, the base having a smaller diameter than the opening (base of the cavity 69a smaller than the opening, see figure 6c).

Regarding claim 19, Shin, figure 6c, discloses an electronic device comprising: a substrate (substrate as shown in figure 6c) including two electrically conductive inner layers (layers with circuit pattern 62' and 62a); and one interconnect cavity (69a, shown in more detail in figure 6b) extending into a surface of, but no through the substrate (see figure 6b, 6c), exposing two electrically conductive inner layer (layers with circuit pattern 62' and 62a); a conductive liner (plating material in the cavity, see figure 6c) disposed within, but not extending out of, one of the interconnect cavities (see figure, 6b-6c);

Shin does not disclose an electronic component, having component interconnects and a reflowable interconnect material disposed in part outside the one interconnect cavity and in part inside the one interconnect cavity, the interconnect material configured to directly interconnect each of a surface mount technology component and two of the electrically conductive inner layers. However, Shin in the background states that the substrate structure is for mounting the components, column 1, line 1-30. Further, it is old and known in the art to use the substrate for mounting the component, wherein the substrate facilitates the interconnection of the devices. Also, component mounted on a substrate can be seen by opening of any electronic device such as computer etc. Further, use of reflowable interconnect material for connecting the substrate to the board is old and known in the art. Ho, in figure 4F, discloses a structure with component (300) mounted on a substrate for the desired functioning of the device. Ho further recites the substrate having a cavity (110, figure 2) with conductive liner (260) and reflowable interconnect material (320). The reflowable interconnect material is part outside the one interconnect cavity and in part inside the one interconnect cavity.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of applicant's invention to mount a component on the substrate of Shin, with a reflowable interconnect material disposed in part outside the one interconnect cavity and in part inside the one interconnect cavity, the interconnect material configured to directly interconnect the component and two or more of the electrically conductive inner

layers, as taught by Ho, in order to facilitate interconnection between the component for the functionality of the devices, as is old and known in the art.

Regarding claim 20, the modified assembly of Shin further discloses the substrate further comprises one electrically conductive surface layer (64), wherein one of the interconnect cavity (69a, shown in more detail in figure 6b) extends from at least one of the surface layer to the electrically conductive inner layer (62a').

Regarding claim 21, the modified assembly of Shin further discloses at least one of the interconnect cavities comprises a base (base of the cavity 69a) adjacent to the electrically conductive inner layer (62a), the base comprising a layer of electrically conductive material (base of the cavity 69a, formed by the plating layer, see figure 6c).

Regarding claim 22, the modified assembly of Shin further discloses at least one of the interconnect cavities comprises a base (base of the cavity 69a) adjacent to the electrically conductive inner layer (62a), wherein the interconnect cavity defines a wall (wall of cavity 69a) interconnected with the base adjacent conductive inner layer (62a).

Regarding claim 23, the modified assembly of Shin further discloses the electronic component is a microelectronic die (300, Ho).

Response to Arguments

4. Applicant's arguments with respect to claims 1-5, 7-8 and 19-23 have been considered but are moot in view of the new ground(s) / new explanation of the rejection.

Further, applicants argument about the newly added limitations are not persuasive.

Applicant main argument is that Shin cannot be said to teach an electronic substrate comprising an interconnect cavity having a conductive liner disposed within, but not out of, one of the interconnect cavities. This is not found to be correct. Shin figure 6c shows the liner in the cavity formed in the substrate (cavity as shown in more detail in figure 6b) and it can be seen that the liner is not extending out of the cavity formed in the substrate). Applicant's attention is further drawn to figure 7 of the application, where the cavity (the one in the middle of the figure) interconnecting two inner conductive layers has the liners not extending out of the cavity formed in the substrate. Therefore, Shin meets the limitations.

Regarding the limitations of a reflowable interconnect material disposed in part outside and in part inside of an interconnect cavity, the secondary reference of Ho discloses the structure. Therefore, the modified board of Shin meets the limitation.

Conclusion

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Akram (US Patent No. 6,127,736), in figure 4, discloses a structure with an interconnect material (28 or 28A) disposed in part outside and in part inside of an interconnect cavity.

Scholz (US Patent No. 5,329,423), in various embodiment of figures 1-4, discloses a structure with an interconnect material (58, figure 3) disposed in part outside and in part inside of an interconnect cavity.

Jamarez (US Patent No. 6,497,943), in figure 12, discloses a structure with an interconnect material (70) disposed in part outside and in part inside of an interconnect cavity.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ishwar (I. B.) Patel whose telephone number is (571) 272 1933. The examiner can normally be reached on M-F (8:30 - 5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamand Cuneo can be reached on (571) 272 1957. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

IBP
July 28, 2006

IB Patel
ISHWAR PATEL
PRIMARY EXAMINER